

Feb 2016



Agenda

- > Zynq SoC and MPSoC Architecture
- > SDSoC Overview
- > Real-life Success
- > C/C++ to Optimized System
- > Targeting Your Own Platform
- > Next Steps



Agenda

> Zynq SoC and MPSoC Architecture

- SDSoC Overview
- Real-life Success
- > C/C++ to Optimized System
- > Targeting Your Own Platform
- > Next Steps



Zynq-7000: The First All Programmable SoC




> Innovative ARM + FPGA architecture on a single die


- > Reduce BOM cost by replacing multiple chips with a single Zynq
- Security through single chip solution and secure boot
- Remove off-chip communication bottleneck
- > Architecture optimize for power

Delivering Future Generations of Smarter and Optimized SoCs

Zynq[®]-7000 Architeture




Success Story 1: Automotive ADAS Platform




Existing Solution

Xilinx Zynq-7000 All Programmable SoC Solution




Integrated into a single monolithic device


- Sensing domain
- Environmental characterization
- Decision-making features



Success Story 2: 1080p60 HD Medical Endoscope



Xilinx Zynq All Programmable SoC Solution



Integrated into a single monolithic device

- Camera unit control
- 1080p60 image processing
- Hardware acceleration of complex video analytics

XILINX > ALL PROGRAMMABLE.

Solution Benefits

System Integration 2 chips ⇔ 1 chip System Performance

+7x Bandwidth


BOM Cost -10%

Total Power

-35%

Existing Solution

Industry Trends and Customer Challenges




Introducing UltraScale+[™] MPSoC



Zynq® All Programmable MPSoC

- ✓ 2-5X System Performance/Watt
- Most System Integration & Intelligence
- Highest Levels of Security and Safety

Zynq[®] UltraScale+ MPSoC System Features



Zyng[®] UltraScale+[™] MPSoC Applications



8x8 100 MHz LTE Remote Radio Head

Dual-Channel Battery-Powered

Public Safety & Military Mobile Radios


Camera-Based Automotive

Driver's Assist Systems (ADAS)

4K Broadcast Cameras

Video Conferencing

High-Performance Scalable



Agenda


> Zynq SoC and MPSoC Architecture

SDSoC Overview


- Real-life Success
- C/C++ to Optimized System
- > Targeting Your Own Platform
- > Next Steps




Scaling Productivity with Technology Advancement




Typical Zynq Development Flow




© Copyright 2015 Xilinx



Need to modify multiple levels of design entry




Involving multiple discipline to explore architecture










> Auto-generate SW drivers and HW connectivity



After SDSoC:






Select hardware accelerator functions in GUI or via command line and C-callable libraries



After SDSoC:




> Auto-generate SW drivers and HW connectivity

- Select hardware accelerator functions in GUI or via command line and C-callable libraries
- > HW function calls in application C/C++ code defines the hardware / software partition



After SDSoC: Automatic System Generation




C/C++ to running system in hours, days

© Copyright 2015 Xilinx

Base Platform


> Platform: base HW system, OS, bootloaders, file system, libraries

– Processing system, memory interfaces, custom I/O, other subsystems, ...




© Copyright 2015 Xilinx


Complete End-to-End Flow



A Complete Software Development Environment



Proven Xilinx tools in the backend




© Copyright 2015 Xilinx

SDSoC's Software Programming Experience

	C/C++ De	velop	ment	
Cotog - med yaktiologig (diferentia-mengs Mer Stelegent) The file Server Refers Server Spect Zim Tech Ser ************************************	· · · · · · · · · · · · · · · · · · ·	• [] • 10 ⊕ • () • [11] = [] • 10 ⊕ • () • [12] = [] • Ventus [] %, Breetports [] Nore Nore sp:	Qurit Serve (1995 Constric) (1993 Serves) (1995 Serves) 1996 1997 1	문 국 CC+
(# ARM Cortes-Ad APCone #0 (Binalapoint main) E 040100:d4 mei/() mei/aga, line 113 E 040102020 (start) sil cr05, line 128 # ARM Cortes-Ad MPCone #1 (Superiede)) • argv	cha:**	ex80162774
 AtM Cortes-Ad MPCore 41 (Suspended) xcht020 	Project Explorer X Adaptive_beamforming		🖻 🏄 🗛 , 🗖 🗖	
Image: Withwardshill () makes () makes () () makes () () () () () () () () () () () () ()	Archives Archives Archives B Brcludes B Bo SDDebug B Bo SDDebug B Bo SDEstimate B B Src A		100	
return 21	 madd(float[], f 	loat[], float[]) : v	Open	
Target Connections S → 2 → □ □ Console S ⊕ Tasks ⊅ 1 Local Atto Discovered	™ ▷ ो madd.h		Open Call Hierarchy	Ctrl+Alt+H
Infol223312400 If TO2223312343 If TO2223312343 If TO22232312434 If TO222323124342 Use Drive And And If the And	 ▷ I mult.cpp ▷ I mult.cpp ▷ I mult.h ▷ II motion_detect 		Copy Paste Refactor	Ctrl+C Ctrl+V
			Declarations References	
			Toggle Breakpoint	

- User selects C/C++ functions to accelerate in progrommable logic (PL)
- C/C++ system compiler and linker (CLI)
- > Easy to use Eclipse IDE
- > Optimized HLS libraries
- Support for target Linux, bare metal, FreeRTOS

SDSoC's System Level Profiling




> Rapid system estimation

- Pre-RTL synthesis, place & route
- Fast design feedback on accelerator network

> Automated performance measurement

- Runtime measurement of cache, memory, and bus utilization
- Combined HW-SW event trace of accelerator network

Full System Optimizing Compiler



> Full system from C/C++

- Optimizing programmable logic fabric cross-compiler (HLS)
- Automatic data motion network inference
- Application-specific system optimized for latency and throughput/
- User override via C/C++ pragmas

	PS-PL Interface					
		ACP	HP cache	HP non-cache	GP	
	SW only	180,957	181,009	365,766		
DataMover	Simple DMA	27,023	38,705	26,797		
	SGDMA	30,804	43,225	30,818		
	Processor Direct	45,868	81,941	46,057		
	FIFO				427,878	

Available SDSoC Platforms

Video Platforms (Externally Provided)

Board Name & Description	I/O enabled			
ZC702 + HDMI IO FMC	HDMI in, HDMI out, PS DDR			
ZC706 + HDMI IO FMC	HDMI in, HDMI out, PS DDR			
Smart Vision Development Kit (SVDK)	Camera in, GigEV out, PS DDR			
<u> Atlas-I-Z7e + Captiva Carrier Card</u>	GigEV in, HDMI out, PS DDR			
MIAMI	PS DDR			
Zing2 + HDMI IO FMC	HDMI IN, HDMI OUT, GPIO,PS,DDR3			
Snowleo SVC	CMOS IN, HDMI OUT, GPIO, PS, DDR3			
EMC2-Z7015	PS DDR			
BORA	LVDS Video Out, PS DDR			
BORA Xpress	LVDS Video Out, PS DDR			


<u>ZYBO</u>



HDMI in, VGA out, buttons, switches, LEDs


Radio Platforms (Externally Provided)Board Name & DescriptionI/O enabledAtlas-II-Z7x + Mosaic carrier cardADC, DAC, PS DDRZC706 + AD9361 SDR SystemsADC, DAC, PS DDRDevelopment KitADC, DAC, PS DDR

Example 1: Matrix Multiply + Add



© Copyright 2015 Xilinx

Example 2: FIR Filter using C-callable HDL IP







Image processing on the video I/Os via DDR3 memory



Direct I/O connection to the platform DAC

Agenda


Zynq SoC and MPSoC Architecture

SDSoC Overview

Real-life Success

- C/C++ to Optimized System
- > Targeting Your Own Platform
- > Next Steps






Uses HW Optimized OpenCV Libraries

Hardware Optimized OpenCV Libraries

Auviz Systems


Computations	Input processing	Filter	Other	Other
Absolute difference	Channel combine	Вох	Canny edge detection	Histogram of Gradients (HoG)
Accumulate	Channel extract	Gaussian	Scale/Resize	ORB
Accumulate squared	Color convert	Median	Warp Affine	SVM (binary)
Accumulate weighted	Convert bit depth	Sobel	Warp Perspective	OTSU Thresholding
Arithmetic addition	Table lookup	Custom convolution	Image pyramid	Mean Shift Tracking (MST)
Arithmetic subtraction	Histogram	Custom convolution	Fast corner	LK Optical Flow
Bitwise: AND, OR, XOR, NOT	Gradient Phase	Dilate	Harris corner	
Pixel-wise multiplication	Min/Max Location	Erode	Remap	
Integral image	Mean & Standard Deviation	Bilateral	Equalize Histogram	
Gradient Magnitude	Thresholding			

Face Detection and Tracking



Uses Optimized HDL IP as a C function in SDSoC


Automatically Generated Vivado Design from C/C++ Application



Agenda

- > Zynq SoC and MPSoC Architecture
- SDSoC Overview
- Real-life Success
- > C/C++ to Optimized System
- > Targeting Your Own Platform
- > Next Steps





© Copyright 2015 Xilinx

Example : Matrix Multiplication


Common compute primitive for many applications, suitable for hardware acceleration


- $-O(n^3)$ time for schoolbook algorithm, $O(n^{2+\gamma})$ for more sophisticated sequential algorithms
- Can trade space for time, but must inspect $O(n^2)$ elements in DDR
- > Problem size: 32 x 32 matrices of float
- > Algorithm: schoolbook implementation



Matrix Multiplication


> Output element $C_{ij} = A_{i^*} \cdot B_{*j}$ (dot product)








- Performance estimation






very brief A SDSoC programmer's introduction to Vivado HLS



HLS as Cross Compiler

- SDSoC employs Vivado HLS as programmable logic crosscompiler
 - Hardware function source code shared between SDSoC and VHLS
 - Requires data type consistency between VHLS and arm-gcc
 - SDSoC automatically creates VHLS projects for synthesized IP blocks
 - User can optionally launch HLS GUI from SDSoC
 - Optimize accelerator code
 - Simulate hardware function



Microarchitecture Optimizations


The most important HLS compiler directives are familiar to performance-oriented software programmers

Directives and Configurations	Description
PIPELINE	Reduces the initiation interval by allowing the concurrent execution of operations within a loop or function.
DATAFLOW	Enables functions and loops to execute concurrently. Avoid at the top- level hardware function.
INLINE	Inline a function to function hierarchy, enable logic optimization across function boundaries and reduce function call overhead.
UNROLL	Unroll for-loops to create multiple independent operations rather than a single collection of operations.
ARRAY_PARTITION	Partition array into smaller arrays or individual registers to increase concurrent access to data and remove block RAM bottlenecks.


Use hardware buffers to improve communication bandwidth between accelerator and external memory

 Copy loops at the function boundary when multiple accesses required and to burst data into local buffers

Loop Unrolling and Pipelining




Loop and Function Pipelining



© Copyright 2015 Xilinx

Array Partitioning

> Partition into multiple memories to increase concurrent access




```
void mmult_kernel(float in_A[A_NROWS][A_NCOLS], float in_B[A_NCOLS][B_NCOLS], float out_C[A_NROWS*B_NCOLS])
{
    #pragma HLS INLINE self
    #pragma HLS array_partition variable=in_A block factor=16 dim=2
    #pragma HLS array_partition variable=in_B block factor=16 dim=1
// snip
}
```

© Copyright 2015 Xilinx

Example: Matrix Multiplication

- > Microarchitecture optimizations
- **1.** Pipeline the dot-product loop with II=1 to unroll the inner loop
- 2. Add pipelined copy loops to local dual-port BRAMs partitioned for parallel access





System optimizations

> Data mover inference based on program properties

- Transfer size
- Memory properties: physical contiguity
- Accelerator memory access patterns

> Platform interface connectivity based on program properties

- Transfer size
- Memory properties: cacheability


Performance bottlenecks to avoid

- Pointer arithmetic is usually ill-suited for hardware
 - Instead, burst chunks of data into FIFOs or BRAM for accelerator access
- Transferring data through cache when CPU doesn't touch it
- Transferring cacheable memory through HP ports

Example: Matrix Multiplication

- > Microarchitecture optimizations
- **1.** Pipeline the dot-product loop with II=1 to unroll the inner loop
- 2. Add pipelined copy loops to local dual-port BRAMs partitioned for parallel access
- > System optimizations
- 1. Sequential access pragma
- 2. Allocate buffers in physically contiguous memory for most efficient DMA (axidma_simple)





HW/SW Event Tracing

- > Automatic software and hardware instrumentation for performance monitoring
- Provide visibility into "higher level events" during program execution, with finer granularity than overall run time
 - Accelerator tasks
 - Data transfers between accelerators and between accelerators and PS
- > Assist in system debugging, showing "what happened when"
- Provide application-specific trace points
 - e.g., depending on accelerators

> Minimize impact on execution time and PL area

© Copyright 2015 Xilinx



Trace Example

> Matrix Multiplication

main function

int main(int argc, char* argv[]) {
 float *A, *B, *C;

init(A, B, C);
mmult(A, B, C);

check(C);

mmult function

void mmult(float *A, float *B, float *C) {
 for (int a=0; a<A_NROWS; a++)
 for (int b=0; b<B_NCOLS; b++) {
 float result = 0;
 for (int c=0; c<A_NCOLS; c++)
 result += A[a][c]*B[c][b];
 C[a][b] = result;
 }
}</pre>

}



Original Code

Trace Example

> Matrix Multiplication

main function

int main(int argc, char* argv[]) {
 float *A, *B, *C;

init(A, B, C);
mmult(A, B, C);

check(C);

int main(int argc, char* argv[]) {
 float *A, *B, *C;

init(A, B, C); _p0_mmult_0(A, B, C);

check(C);

mmult function

```
void mmult(float *A, float *B, float *C) {
  for (int a=0; a<A_NROWS; a++)
    for (int b=0; b<B_NCOLS; b++) {
      float result = 0;
      for (int c=0; c<A_NCOLS; c++)
           result += A[a][c]*B[c][b];
      C[a][b] = result;
    }
}</pre>
```

void _p0_mmult_0(float *A, float *B, float *C) {
 cf_send_i(&req0, cmd);
 cf_wait(req0);

cf_send_i(&req1, A); cf_send_i(&req2, B); cf_wait(req1); cf_wait(req2);

}

Original Code

Stub Code

Trace Example

Matrix Multiplication

main function

int main(int argc, char* argv[]) { float *A, *B, *C;

> init(A, B, C); mmult(A, B, C);

check(C);

Original

race Code

Code

int main(int argc, char* argv[]) { float *A, *B, *C;

init(A, B, C); _p0_mmult_0(A, B, C);


check(C);

No change

mmult function

```
void mmult(float *A, float *B, float *C){
   for (int a=0; a<A_NROWS; a++)</pre>
      for (int b=0; b<B_NCOLS; b++) {</pre>
          float result = 0;
          for (int c=0; c<A_NCOLS; c++)</pre>
             result += A[a][c]*B[c][b];
         C[a][b] = result;
```

void _p0_mmult_0(float *A, float *B, float *C) { sds_trace(EVENT_START); cf_send_i(&req0, cmd); sds trace(EVENT STOP); sds_trace(EVENT_START); cf_wait(req0); sds_trace(EVENT_STOP); sds_trace(EVENT_START); cf_send_i(&req1, A); sds_trace(EVENT_STOP); sds_trace(EVENT_START); cf_send_i(&req2, B); sds_trace(EVENT_STOP); sds_trace(EVENT_START); cf_wait(req1); sds_trace(EVENT_STOP); sds_trace(EVENT_START); cf_wait(req2); sds_trace(EVENT_STOP); sds_trace(EVENT_START);



Added IPs


- 4 AXI Stream monitors -
- 1 Accelerator monitor
- Trace output infrastructure

Example: Matrix Multiply-Add

- > Add matrix addition operator to demonstrate how to construct hardware pipelines to increase concurrent computation
- SDSoC compiler will create hardware 'direct connections' between accelerators and between platform and accelerators
 - Program dataflow analysis to ensure correct behavior
 - Software synchronization automatically instrumented by the compiler




How SDSoC Compiler Maps Programs to HW/SW



How SDSoC Compiler Maps Programs to SW

Structure of generated software



Summary

- System performance achieved through accelerator and system level optimizations
 - SDSoC compiler creates function pipelines with direct connections in hardware

> Increase concurrency within accelerators using HLS directives

- Pipeline and dataflow loops, function calls, and operations
- Copy data samples into local BRAM to improve burst read/write and partition to increase compute / memory bandwidth within accelerator
- UG902: HLS User Guide for more details

> Data mover and system connectivity inference from user program

- Data mover selection based on buffer allocation, transfer payload
- System connections and driver efficiency based on program memory properties, e.g., cacheability
- UG1027: SDSoC User Guide for more details

Agenda

- > Zynq SoC and MPSoC Architecture
- SDSoC Overview
- Real-life Success
- C/C++ to Optimized System
- > Targeting Your Own Platform
- > Next Steps




Platform-Based Design

> We make a clear distinction between *platforms* and *Software-Defined systems on chip*

> A platform is a base system designed for reuse


- Processing system, I/O subsystems, memory interfaces,...
- OS, device drivers, boot loaders, file system, libraries,...
- Built using standard SoC HW & SW design methodologies and tools
- A software-defined SoC extends a platform with applicationspecific hardware and software
 - User specifies functions for programmable logic
 - Compiler analyzes program and compiles into an application-specific SoC
 - Hardware accelerator and data motion network
 - #pragmas to assist and override compiler

zc702_trd Platform (Targeted Reference Design)







Motion Detection Application SoC







Creating an SDSoC Platform



SDSoC Platform Hardware

> Start from essentially any Vivado hardware system

- Zynq-7000[®] or Zynq-UltraSCALE+ MPSoC[®] processing system
- Memory interfaces, custom I/O, and other peripherals
- Set of AXI, AXI-S, clocks, resets, interrupt ports

Create TCL script

- Declare platform interfaces in a Vivado block diagram
- Generate platform hardware description XML file



SDSoC Platform Hardware APIs

> zc702

<pre>set pfm [sdsoc::create_pfm zc702_hw.pfm]</pre>				
sdsoc::pfm_name \$pfm "xilinx.com" "xd" "zc702" "1.0"				
<pre>sdsoc::pfm_description \$pfm "Zynq ZC702 Board"</pre>				
<pre>sdsoc::pfm_clock \$pfm FCLK_CLK0 ps7 0 false proc_sys_reset_0</pre>				
<pre>sdsoc::pfm_clock \$pfm FCLK_CLK1 ps7 1 false proc_sys_reset_1</pre>				
sdsoc::pfm_clock \$pfm FCLK_CLK2 ps7 2 true proc_sys_reset_2				
<pre>sdsoc::pfm_clock \$pfm FCLK_CLK3 ps7 3 false proc_sys_reset_3</pre>				
<pre>sdsoc::pfm_axi_port \$pfm M_AXI_GP0 ps7 M_AXI_GP</pre>				
<pre>sdsoc::pfm_axi_port \$pfm M_AXI_GP1 ps7 M_AXI_GP</pre>				
<pre>sdsoc::pfm_axi_port \$pfm S_AXI_ACP ps7 S_AXI_ACP</pre>				
<pre>sdsoc::pfm_axi_port \$pfm S_AXI_HP0 ps7 S_AXI_HP</pre>				
<pre>sdsoc::pfm_axi_port \$pfm S_AXI_HP1 ps7 S_AXI_HP</pre>				
<pre>sdsoc::pfm_axi_port \$pfm S_AXI_HP2 ps7 S_AXI_HP</pre>				
<pre>sdsoc::pfm_axi_port \$pfm S_AXI_HP3 ps7 S_AXI_HP</pre>				
for {set i 0} {\$i < 16} {incr i} {				
sdsoc::pfm_irq \$pfm In\$i xlconcat				
}				
<pre>sdsoc::generate_hw_pfm \$pfm</pre>				

SDSoC Platform Software

> Operating systems

- Linux, bare metal, FreeRTOS

Boot loaders

- FSBL, U-Boot

> Library files

- Needed for cross-compiling and linking application code
- Shared libraries must also reside in target rootfs

Platform software description metadata file

- Provides information needed to compile, link, generate SD cards, etc.
- -Written by hand by platform provider



SDSoC Platform Software Description

> zc702

```
<xd:bootFiles
xd:os="linux"
xd:bif="boot/linux.bif"
xd:readme="boot/generic.readme"
xd:devicetree="boot/devicetree.dtb"
xd:linuxImage="boot/uImage"
xd:ramdisk="boot/uramdisk.image.gz"</pre>
```

```
/>
```

```
<xd:bootFiles
    xd:os="standalone"
    xd:bif="boot/standalone.bif"
    xd:readme="boot/generic.readme"
/>
```

```
<xd:bootFiles
```

```
xd:os="freertos"
xd:bif="boot/freertos.bif"
xd:readme="boot/generic.readme"
```

/>

```
<xd:libraryFiles
```

xd:os="standalone"

```
xd:libDir="arm-xilinx-eabi/lib"
```

xd:ldscript="arm-xilinx-eabi/lscript.ld"

/>

```
<xd:libraryFiles
```

```
xd:os="freertos"
```

xd:osDepend="standalone"

```
xd:includeDir="/arm-xilinx-eabi/include/freertos"
```

```
xd:libDir="/arm-xilinx-eabi/lib/freertos"
```

```
xd:libName="freertos"
```

```
xd:ldscript="freertos/lscript.ld"
```

/>

<xd:hardware xd:system="prebuilt" xd:bitstream="hardware/prebuilt/bitstream.bit" xd:export="hardware/prebuilt/export" xd:swcf="hardware/prebuilt/swcf" xd:hwcf="hardware/prebuilt/hwcf" />

© Copyright 2015 Xilinx

Testing Your SDSoC Platform

> Platform checklist with design guidelines

Description	Notes		Examples
Vivado design			
PS configuration	Interrupts enabled and connected to x/concat block that is exported in the platform interface IRQs associated with available interrupts in platform _hw.pfm A tleast one (AX)_CP port exported as part of platform interface Any "shared" PS AXI port must have an attached axi_interconnect that exports at least one unused master (for PS slave) or slave (for PS master) out		- zc702_acp, zc706_mem
Non-PS7 AXI interfaces	 - any exported AXI-S interface must have TLAST, TKEEP sideband signals - any exported AXI-S interface must be drivable by the SDSoC clock (dmcliid), i.e. clock-domain-crossing must be handled within the platform - each AXI-S interface must have associated platform library function as described in UG1146 	All of signal and well and an analysis of the signal and an an analysis of the signal and an	- zc702_axis_io
Clocks	s - Each exported clock listed in platform_hw.pfm - Default clock defined - Each exported clock has associated proc_sys_reset		- zc702, zc706, zed, microz microzed20, zybo
Resets	s - Each exported platform clock has proc_sys_reset - Each proc_sys_reset exports peripheral_areset, peripheral_aresetn, interconnect_aresetn		- zc702, zc706, zed, microz microzed20, zybo
Directory structure	- Top directory name must be platform name		

> And basic datamover conformance tests

Basic platform tests to ensure that all SDSoC datamovers work on platform					
In addition, provide a test for every external I/O function					
Each of these these tests should ru	ın on any platform	Each custom I/O should have at least one test and sample			
containing the corresponding Zyng® device design for users					
Description	Datamovers	make command for reference test	Reference platforms	Zynq® device	
axi_dma_simple datamover test	axi_lite, axi_dma_simple	<pre>make axidma_simple [PLATFORM=<your_platform>]</your_platform></pre>	zc702, zc706, zed, microzed20, microzed, zybo	xc7z010, xc7z015, xc7z020, xc7z030, xc7z035, xc7z045, xc7z100	
				xc7z010, xc7z015, xc7z020, xc7z030, xc7z035, xc7z045, xc7z100 xc7z010, xc7z015, xc7z020, xc7z030, xc7z035, xc7z045, xc7z100	
	axi_lite, axi_dma_sg	make axidma_sg [PLATFORM= <your_platform>]</your_platform>	zc702, zc706, zed, microzed20, microzed, zybo		
axi_dma_sg datamover test	axi_lite, axi_dma_sg axi_lite, axi_dma_2d	make axidma_sg [PLATFORM= <your_platform>] make axidma_2d [PLATFORM=<your_platform>]</your_platform></your_platform>	zc702, zc706, zed, microzed20, microzed, zybo zc702, zc706, zed, microzed20, microzed, zybo	xc7z010, xc7z015, xc7z020, xc7z030, xc7z035, xc7z045, xc7z100	
axi_dma_sg datamover test axidma_2d datamover test	axi_lite, axi_dma_sg axi_lite, axi_dma_2d axi_lite, axi_fifo	<pre>make axidma_sg [PLATFORM=<your platform="">] make axidma_2d [PLATFORM=<your_platform>] make axififo [PLATFORM=<your_platform>]</your_platform></your_platform></your></pre>	zc702, zc706, zed, microzed20, microzed, zybo zc702, zc706, zed, microzed20, microzed, zybo zc702, zc706, zed, microzed20, microzed, zybo	xc7z010, xc7z015, xc7z020, xc7z030, xc7z035, xc7z045, xc7z100 xc7z010, xc7z015, xc7z020, xc7z030, xc7z035, xc7z045, xc7z100	

Available SDSoC Platforms

> Standard "memory-based I/O" platforms

-zc702, zc706, zed, zybo, microzed

> Video & image processing oriented platforms

- -zc702_trd, zc706_trd (separate download)
- -zc702_osd, zed_osd

> Additional downloads from Xilinx and partners

- Zynq base targeted reference designs (zc702_trd, zc706_trd)
- http://www.xilinx.com/products/design-tools/software-zone/sdsoc.html#boardskits

> Teaching platform examples

- -zc702_axis_io direct I/O
- -zc702_led software control of platform IPs (standalone, Linux)
- -zc702_acp sharing an AXI interface between platform and sdscc



Summary

Platform-based design increases productivity and encourages design reuse

- Many applications can target a single platform
- An application can target multiple platforms
- SDSoC platforms are simple extensions of standard hardware / software systems that enable design reuse
 - Hardware platform easily exported from Vivado
 - Software platform built using standard flows, simple metadata file



Agenda

- > Zynq SoC and MPSoC Architecture
- SDSoC Overview
- Real-life Success
- C/C++ to Optimized System
- > Targeting Your Own Platform
- Next Steps



Next Steps

> Hands-on training with one of our Authorized Training Providers

- > Video Tutorials
- > User Guides

> To further enhance your productivity, consider:

- Libraries & Design Examples
- Boards, Kits & Modules



Self-Training Material

Video Tutorials

- > Custom Platform Creation
- > Estimation & Implementation
- > Optimization & Debug



User Guides

> UG1028

- Getting started
- > UG1027
 - SDSoC flows, features & functions

> UG1146

 Create a custom SDSoC platform and a C-callable RTL IP Library

Libraries & Design Examples

Libraries & Design Examples

Optimized libraries for faster programming

Available from Xilinx and ecosystem partners

Hardware Optimized Libraries

Library Suites	Latest SDSoC Version Supported	Provieder
OpenCV 40+ hardware optimized OpenCV functions, including Gausian, Median, Bilateral, Harris corner, Canny edge detection, HoG, ORB, SVM, LK Optical Flow, and many more	2015.4	Auviz
HLS Built-in Libraries Many functions in OpenCV, linear algebra and signal processing. See XAPP1167	2015.4	Xilinx

Design Example Built-in to the Development Environment

Design Example & Descriptions	Latest SDSoC Version Supported	Board & SoM Supported	Provider
Matrix Multiply and Addition 32x32 Floating point matrix multiply and matrix addition. Demonstrates AXI DMA inference as well as direct IP-IP streaming connections	2015.4	All	Xilinx
FIR Filter Demonstrates a simple C-callable HDL IP using Xilinx FIR compiler	2015.4	All	Xilinx
File I/O Video Processing Demonstrate a typical algorithm development using an input file and output file. Highly portable to any platforms	2015.4	All	Xilinx

Design Example Offered by Partners

Design Example & Descriptions	Latest SDSoC Version	Board & SoM	Provider
-------------------------------	-------------------------	-------------	----------

Boards, Kits & Modules



Boards, Kits, & Modules

System-level solutions for multiple functions including video, radio & control

Available from Xilinx and ecosystem partners

Built-in Platforms

Board Name	I/O Enabled	Latest SDSoC Version Supported	Design Examples	SDSoC Platform Provider
ZC702	PS DDR	2015.4	Basic Suite*	Xilinx
ZC702	USB Webcam in, HDMI out, PS DDR	2015.4	Basic Suite*	Xilinx
ZC706	PS DDR	2015.4	Basic Suite*	Xilinx
ZC706	PL DDR, PS DDR	2015.4	Basic Suite*	Xilinx
ZedBoard	PS DDR	2015.4	Basic Suite*	Xilinx
ZedBoard	USB Webcam in, HDMI out, PS DDR	2015.4	Basic Suite*	Xilinx
MicroZed	PS DDR	2015.4	Basic Suite*	Xilinx
ZYBO	PS DDR	2015.4	Basic Suite*	Xilinx

Video Platforms (Externally Provided)

Board Name	I/O Enabled	Latest SDSoC Version Supported	Design Examples	SDSoC Platform Provider
ZC702 + HDMI IO FMC	HDMI in, HDMI out, PS DDR	2015.2.1 • Download Package	Sobel Filter, Basic Suite*	Xilinx
Atlas-I-Z7e + Captiva Carrier Card	GigEV in, HDMI out, PS DDR	2015.2.1 • Download Package	Canny Edge Detection, Basic Suite*	iVeia
MIAMI	PS DDR	2015.2.1	Basic Suite*	TOPIC



Backup

SDSoC Development Environment

20nm 6nm

Thank You