



# ***PCB 101:*** ***How Printed Circuit Boards are Made***




**Todd Henninger**  
*Field Applications Engineer*  
*Midwest Region*

# *Tooling*

# PRE-PRODUCTION ENGINEERING (Tooling)

## Design Data Package

- CAD Data (ODB++ or Gerber 274x format)
- Independent Net List File (IPC-D-356)
- Fabrication Drawings
  - *Mechanical Dimensions*
  - *Build Requirements (materials, tolerances, surface finish, etc.)*





# INDUSTRY STANDARDS (SPECIFICATIONS)

## IPC

(Assoc. Connecting Electronics Industries)

- IPC-6012C is main build spec
  - *Classes (1, 2, 3)*
  - *Default reference specs*
- Other series include Design (IPC-2221), Materials (IPC-4101), Test Methods (IPC-652), etc.



# PRE-PRODUCTION ENGINEERING (Tooling)



































## Methods Engineering

- Material Stackup
- Impedance Modeling
- Floor Travelers

**Coretec Stackup Report**

Customer: Example 2  
Part No.:  
Part Rev: Engr: pcooke  
Facility: Toronto Date: 06/01/2008

Job: Revision: 1  
Engr: pcooke  
Date: 06/01/2008








Layer	Thickness (Inch)	Stackup Picture	Family	Description	Type
M-1	0.0005		Problem	Problem 77	
L-1	0.0006		HTEGP	1/2oz	SIGNAL
	0.0062		370H		
L-2	0.0006		HTEGP	1/2oz	SIGNAL
	0.0052		370H		
L-3	0.0006		RTFSP	1/2oz	SIGNAL
	0.0041		370H		
L-4	0.0006		RTFSP	1/2oz	POWER_GROUND
	0.0061		370H		
L-5	0.0006		RTFSP	1/2oz	SIGNAL
	0.0060		370H		
L-6	0.0006		RTFSP	1/2oz	SIGNAL
	0.0038		370H		
L-7	0.0006		HTEGP	1/2oz	POWER_GROUND
	0.0061		370H		
L-8	0.0006		RTFSP	1/2oz	SIGNAL
	0.0050		370H		
L-9	0.0006		RTFSP	1/2oz	POWER_GROUND
	0.0062		370H		
L-10	0.0006		HTEGP	1/2oz	POWER_GROUND
	0.0038		370H		
L-11	0.0006		RTFSP	1/2oz	SIGNAL
	0.0060		370H		
L-12	0.0006		RTFSP	1/2oz	SIGNAL
	0.0061		370H		
L-13	0.0006		RTFSP	1/2oz	POWER_GROUND
	0.0041		370H		
L-14	0.0006		RTFSP	1/2oz	SIGNAL
	0.0052		370H		
L-15	0.0006		HTEGP	1/2oz	SIGNAL
	0.0062		370H		
L-16	0.0006		HTEGP	1/2oz	SIGNAL
	0.0052		370H		
M-2	0.0005		Problem	Problem 77	


**Coretec Stackup Report**

Customer: Example  
Part No.: Stackup\_0\_0907  
Part Rev: Engr: pcooke  
Facility: Toronto Date: 06/01/2008

Job: Revision: 2  
Engr: pcooke  
Date: 06/01/2008

Requirements Information in Inch		Required Thickness	Tol +	Tol -	Calculated Thickness
Top Layer	Bottom Layer	0.0006			0.0006
Micro Via		0.0005			0.0005
Micro Via		0.0007			0.0007
Micro Top Layer Laminate		0.0007			0.0007
Micro Bottom Layer Laminate		0.0007			0.0007
Int. Mass		0.0015	0.0010	0.0010	0.0015
Int. Mass over Laminate		0.0014	0.0010	0.0010	0.0014
Int. Prepreg		0.0005	0.0010	0.0010	0.0010
Alloy Laminate		0.0015	0.0010	0.0010	0.0015
Over Laminate		0.0005	0.0010	0.0010	0.0005





Expanded Impedance Constraint Information																		
#	Surface	Picture	Layer	Width	Color	Design	Die to Die	Ref	Imp	Q	Loss	Phase	Loss	Phase	Loss	Phase	Loss	Phase
1	Surface MS		L-1	10	None	None	None	102	0.028	7000	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
2	EC Microvia		L-1	2	None	None	None	103	0.075	9900	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
3	Surface MS		L-1	37	None	None	None	104	0.100	11100	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
4	Stripline		L-1	5	None	L.S	0.26	1.400	0.21	1.400	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
5	Stripline		L-1	5	None	L.S	0.26	1.475	0.21	1.475	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
6	EC Stripline		L-1	3	None	L.S	0.21	1.790	0.21	1.790	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000
7	EC Stripline		L-1	4	None	L.S	0.21	1.790	0.21	1.790	0.000	0.000	0.000	0.000	0.000	0.000	0.000	0.000




## CAM

- CAD Data Analysis and Editing
- Production Panelization
- CNC Programming
- Electrical Test (ET) Programming

# Assembly Sub-Panel ("Array")




# PANEL UTILIZATION




# PANEL UTILIZATION

Very good panel utilization



Total usable area 371.25 in.<sup>2</sup> Total  
Circuit area 363.49 in.<sup>2</sup>.  
98% panel utilization

Poor panel utilization




Total usable area 371.25 in.<sup>2</sup> Total  
Circuit area 187.45 in.<sup>2</sup>.  
50% panel utilization




# PANEL UTILIZATION: "Nesting"


Production Panel Size  
Usable Area




No Nesting  
Panel Yield = 6 parts



Circuits Nested  
Panel Yield = 8 parts



Optimized Nesting  
Panel Yield = 10 parts




Part folded to shape after punching



# PCB Materials





## Core: PCB Building Block



# FR4 Woven Glass Styles





Glass Style: 106  
Plain Weave  
Count: 56x56 (ends/in)  
Thickness: 0.0015"





Glass Style: 1080  
Plain Weave  
Count: 60x47 (ends/in)  
Thickness: 0.0025"

# FR4 Woven Glass Styles




Glass Style: 2113  
Plain Weave  
Count: 60x56 (ends/in)  
Thickness: 0.0029"




Glass Style: 2116  
Plain Weave  
Count: 60x58 (ends/in)  
Thickness: 0.0038"

# FR4 Woven Glass Styles




Glass Style: 1652  
Plain Weave  
Count: 52x52 (ends/in)  
Thickness: 0.004"



Glass Style: 7628  
Plain Weave  
Count: 44x32 (ends/in)  
Thickness: 0.0068 (in)

# ***Production Processes***

# ***INNER LAYER PRINT AND EXPOSE***






# Laser Direct Imaging (LDI)



- Improved Resolution
- System Resolution 4000 dpi
- Current process capability (0.0025"/0.0025")
- CCD Camera System & Target Fiducials
- Positional Accuracy +/-25 $\mu$ m (.001")

## Elimination of Photo Tools

- No Film/Artwork Movement
- Quick Turn Made Easy
  - Run product as soon as Engineering releases data to the floor
- Reduction in Defect Count
  - Direct Write = No Film related defects
  - No issues related to loss of vacuum



Scanning Optics

# *DEVELOP*










Photo-resist  
Copper foil  
Dielectric



# ***COPPER ETCH***




# ***RESIST STRIP***



# ***AUTOMATED OPTICAL INSPECTION (AOI)***

**&**


# ***OXIDE***




Oxide



# LAYUP



# Stackup Example



Layer	Thickness	Rigid Stack	Description	
Layer - 1	0.0005 0.0020		Taiyo 4000-MP <b>1/2oz Sig (Std Plt)</b>	
	0.0043		106	370H
Layer - 2	0.0012		106	<b>1oz P/G</b>
	0.0060		0.0060 (1-1652)	370H
Layer - 3	0.0006		1080	<b>1/2oz Sig</b>
	0.0090		1080	370H
			1080	370H
Layer - 4	0.0012		0.0140 (2-7628)	<b>1oz P/G</b>
	0.0142			370H
Layer - 5	0.0012		1080	<b>1oz P/G</b>
	0.0090		1080	370H
			1080	370H
Layer - 6	0.0006		0.0060 (1-1652)	<b>1/2oz Sig</b>
	0.0060			370H
Layer - 7	0.0012		106	<b>1oz P/G</b>
	0.0043		106	370H
Layer - 8	0.0020 0.0005		<b>1/2oz Sig (Std Plt)</b> Taiyo 4000-MP	

# LAMINATION








# ***LAMINATION***




# LAMINATION




# *MECHANICAL DRILL*



# ***MECHANICAL DRILL***




## Small Diameter Mechanical Drills




- Small diameter are very fragile
- High speed spindles are required
- Feed rates are about 50% of standard via diameters
- Drill life of 300 to 600 hits depending on material
- Short flute length limits hole depth
- Drill cost is higher

# Via Structures: Thru-Hole, Blind, Buried





# MICROVIAS: DRIVEN BY TIGHT SPACING



# LASER DRILLING: MICROVIAS

UV<sup>®</sup>

To cut copper




HC-2D21E/1C



# LASER DRILLING: MICROVIAS





CO<sub>2</sub>

To cut dielectric material



HITACHI  
MIC-2D21E/1C


# LASER DRILLING: MICROVIAS



# ***DESMEAR: PLASMA OR CHEMICAL***




# HOLE PREPARATION




**As Drilled**

# HOLE PREPARATION




**After Desmear**

# HOLE PREPARATION




**Laser Microvia  
Post-Desmear**

# ETCHBACK




**FIGURE 48.34** Etchback. (a) Target: uniform etchback of base laminate; uniform plating in the plated through-hole. (b) Nonconforming: nonuniform and excessive etchback of base laminate results in unacceptable nonuniform plating in the hole. (Source: IPC.)

# Hole Fill: “Via-in-Pad”



**Conductive Via fill**




**Non-conductive Via fill**






# Via Hole Fill Equipment



# Automated Linear Surface Grinder




# Microvia Copper Fill




- Brightener
- Carrier


Planar Microvia



Stacked Microvia



# ***ELECTROLESS COPPER***




***OUTERLAYER IMAGE***


Expose

Photo-tool

Photo-resist




***DEVELOP***



# *ELECTROLYTIC COPPER PLATE*




# ***ELECTROLYTIC COPPER PLATE***









# *TEMPORARY TIN PLATE (ETCH RESIST)*



# ***STRIP PHOTO RESIST***



# ***COPPER ETCH***




# *COPPER ETCH*

Base copper


Plated copper

E'less copper


Laminate




# ***COPPER ETCH***




# ***COPPER ETCH***



***COPPER ETCH***



# ***COPPER ETCH***






# ***COPPER ETCH***




# ***COPPER ETCH***



# ***TIN RESIST STRIP***




# **LIQUID PHOTO IMAGABLE (LPI) SOLDERMASK APPLICATION**





**EXPOSE**

Expose  
Photo-tool




***DEVELOP***



# SOLDERMASK DEVELOP




# SOLDERMASK TENTING







# SOLDERMASK TENTING




Cleared (“Encroached”)




“Tented”

# ***FINAL SURFACE FINISH (ENIG EXAMPLE)***



# ***SILKSCREEN NOMENCLATURE***



# ***AUTO ROUT (DEPANELIZATION)***



ellon Automation  
Custom Machine & Electric Company


91

CAUTION - HIGH VOLTAGE


# ***ELECTRICAL TEST***




**1) CLAMSHELL  
("BED OF NAILS")**






**2) "FLYING PROBE"**





# ***VISUAL INSPECTION / PIN GAUGE***



# ***DIMENSIONAL VERIFICATION***




# MICROSECTION






# Annular Ring

IPC 6012B Class 2




Worst case registration allowed by IPC Class II

IPC 6012B Class 3





Worst case registration allowed by IPC Class III

# TDR (Impedance Verification)




# Interconnect Stress Test (IST)

Developed by PWB Interconnect Solutions Inc. ([www.pwbcorp.com](http://www.pwbcorp.com))



Part No.	Material	Temp (°C)	Time (min)	Pressure (psi)	Result
011402-005-050	FR-4	150	30	1000	Pass
011402-005-050	FR-4	150	60	1000	Pass
011402-005-050	FR-4	150	90	1000	Pass
011402-005-050	FR-4	150	120	1000	Pass
011402-005-050	FR-4	150	150	1000	Pass
011402-005-050	FR-4	150	180	1000	Pass
011402-005-050	FR-4	150	210	1000	Pass
011402-005-050	FR-4	150	240	1000	Pass
011402-005-050	FR-4	150	270	1000	Pass
011402-005-050	FR-4	150	300	1000	Pass

# PACK & SHIP



***QUESTIONS?***

**THANK YOU**

**Todd Henninger**  
*Field Applications Engineer*  
*Midwest Region*  
*[todd.henninger@viasystems.com](mailto:todd.henninger@viasystems.com)*